indium-gallium-zinc oxide (a-InGaZnO or a-IGZO) has already started replacing amorphous silicon in backplane driver transistors for large-area displays. However, hardly any progress has been made to commercialize a-IGZO for electronic circuit applications mainly because a-IGZO transistors are not yet capable of operating at gigahertz frequencies. Here, nanoscale a-IGZO thin-film transistors (TFTs) are fabricated on a high-resistivity silicon substrate with a Ta 2 O 5 gate dielectric. Carrier mobilities up to 18.2 cm 2 V −1 s −1 have been achieved. By optimization of the TFT channel length and contact overlap, we are able to demonstrate current gain and power gain cutoff frequencies at 1.24 and 1.14 GHz, respectively, both beyond the 1-GHz benchmark. Such a performance may have implications in developing at least medium performance, a-IGZO-TFTs-based circuits for low-cost or flexible electronics.
the electron mobility remains largely the same even when the semiconductor changes from crystalline to amorphous phase, because the isotropic s orbitals of metal atoms effectively overlap to form conduction band, in contrast to silicon. Polycrystalline silicon and single-crystal silicon can have high carrier mobilities from 50 to 1000 cm 2 V −1 S −1 . Cutoff frequencies beyond 2 GHz have been achieved in thin-film transistors (TFTs) using mechanically transferred singlecrystalline silicon onto a polyethylene substrate [5] , [6] . To the best of our knowledge, there has not been any report on gigahertz TFTs based on amorphous silicon. This is because amorphous silicon has a carrier mobility greatly reduced from that of the crystalline silicon, typically only 1 cm 2 V −1 S −1 or below. In contrast to the amorphous silicon, amorphous indium-gallium-zinc oxide (a-IGZO) has drawn much attention due to its high mobility (typically 10-100 cm 2 /Vs), high transparency (>80% in visible light region), mechanical flexibility, and high uniformity [7] . As such, a-IGZO has started replacing amorphous silicon in display backplane drivers. While most oxide semiconductors are n-type, recent advances in p-type oxide semiconductors, such as SnO [8] [9] [10] [11] , Cu x O [12] , [13] , and NiO [14] , [15] , already resulted in fully oxide-based complementary logic gates [9] , [16] , [17] , which are the fundamental building blocks toward large-scale ICs. However, hardly, any progress has been made in commercializing a-IGZO for ICs, largely due to the low operation frequencies of a-IGZO TFTs to date.
Extensive efforts have been made in order to improve the speed of oxide-semiconductor-based TFTs [18] [19] [20] [21] [22] [23] . Singlecrystalline ZnO/ZnMgO TFTs on GaAs substrates showed a current-gain cutoff frequency, f T , of 1.75 GHz and a maximum oscillation frequency, f max , of 2.45 GHz [24] . Nanocrystalline ZnO TFTs on high-resistivity silicon substrates have also demonstrated a high-frequency response ( f T = 2.45 GHz and f max = 7.45 GHz) [21] . High performance was also achieved by depositing the c-axis-aligned crystalline IGZO on the heated substrate using a sophisticated nanoscale 3-D gating structure [25] . However, the single-crystalline materials require complex and expensive deposition technique and, hence, are usually incompatible with low-cost, largearea manufacturing. Nanocrystalline materials can suffer from 0018-9383 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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low-yield issues due to the uncontrollable grain boundaries. In contrast, a-IGZO can be deposited by industry-compatible RF sputtering technique, and its amorphous nature ensures high uniformity and hence high yield in high-density IC manufacturing. So far, a-IGZO TFTs using self-alignment or quasi-vertical fabrication processes on flexible substrates showed currentgain cutoff frequencies around 100 MHz [20] , [26] [27] [28] . In 2015, a-IGZO TFTs with a gate length of 1.5 μm demonstrated an improved current-gain cutoff frequency of 384 MHz on glass substrates [18] . As frontend rectifiers, a-IGZO Schottky diodes on rigid and flexible substrates operating beyond a milestone value of 2.45 GHz have been reported [23] , [29] . However, a-IGZO TFTs operating at gigahertz frequencies have not been demonstrated yet, making them unable to compete with ubiquitous silicon ICs that are typically clocked at a few gigahertz. In this paper, by optimizing the topological structures and shot-channel effects, we demonstrate high-speed a-IGZO TFTs beyond the 1-GHz benchmark. The record f T and f max of 1.24 and 1.14 GHz show the potential of using a-IGZO TFTs in transparent ICs and microwave electronics.
II. EXPERIMENTAL PROCEDURE
The devices were fabricated on high-resistivity (>10 k · cm) Si wafers coated with 100-nm-thick thermally oxidized SiO 2 . Ti/Pd (20/30 nm) gate electrodes were deposited using electron-beam evaporation. A 120-nm-thick Ta 2 O 5 gate insulator was deposited by RF sputtering at room temperature. The optimized deposition conditions for the Ta 2 O 5 dielectric were as follows: the RF power, chamber pressure, Ar flow rate, and O 2 flow rate were maintained at 90 W, 1.73 mtorr, 6 sccm, and 3 sccm, respectively. A 24-nm-thick a-IGZO film was immediately sputtered after Ta 2 O 5 without breaking the vacuum at an Ar flow rate of 20 sccm and an RF power of 90 W. A 3-in a-IGZO target was used with In 2 O 3 :Ga 2 O 3 : ZnO = 1:1:1 mol%. Ti/Pd (20/30 nm) source and drain were formed using the electronbeam evaporator. Finally, a postannealing was performed at 200°C in air for 30 min to improve the electronic properties of IGZO [30] , [31] . The patterning of sputtered Ta 2 O 5 and a-IGZO layers was achieved by electron-beam lithography and liftoff process, which is more controllable than etching technique and involves fewer chemicals to cause potential contaminations.
III. RESULTS AND DISCUSSION
Fig. 1(a) and (b) shows the schematic of the TFT structure used in this paper. A two-finger bottom-gate configuration was adopted. A ground-signal-ground layout compatible with coplanar microwave probes was used as the contact pads for high-frequency characterizations. TFTs with different gate lengths were fabricated at the same condition. The dimensions of the TFTs were determined using scanning electron microscope (SEM). In Fig. 1(c) , the SEM image of the TFT shows a channel length (L ch ) of 360 nm and an overlap length (L ov = L ov,GS + L ov,GD , the sum of the gate-to-source and gate-to-drain overlap lengths) of 150 nm. Each device had two-finger gates with a width of 50 μm, resulting in a total gate width of 100 μm. There are in total 12 devices with the channel lengths of 360 nm, 750 nm, 1.2 μm, and 5μm and the overlap lengths of 150 nm, 10 μm, and 20 μm in order to systematically study the effects of the dimensions. As the most important parameter that describes the high-frequency properties of TFTs, the current-gain cutoff frequency in the first approximation is given as
where g m is the transconductance, V GS is the gate voltage, V th is the threshold voltage, μ eff is the effective mobility, and the gate capacitance, C G , is the sum of the gate-to-source, gateto-drain, and gate-to-channel capacitances [32] . The effective mobility is extracted from the device transfer characteristics, which is the realistic reflection of the effective gate modulation ability of the TFTs after considering the influence of the contact resistance R C . As described in (1), it may appear that while reducing L ch , a higher f T value can be obtained. However, in short-channel devices, μ eff becomes lower than the a-IGZO intrinsic mobility μ 0 due to the contact resistance becoming more and more dominant with decreasing L ch . It is critical to optimize L ov in order to improve the cutoff frequency. While increasing L ov reduces the contact resistance by gate-induced carriers at the contacts particularly in the linear transport region, which improves f T [33] , the parasitic overlap capacitance due to the overlap shall also have an adverse effect on f T [26] . In this paper, devices with various channel lengths (360 nm, 750 nm, 1.2 μm, and 5 μm) and overlap lengths (150 nm, 10 μm, and 20 μm) were fabricated. The output and transfer characteristics of the smallest device (L ch = 360 nm and L ov = 150 nm) are shown in Fig. 2(a) and (b), respectively. The effective mobility, threshold voltage, and ON/OFF current ratio were found to be 1.18 cm 2 V −1 s −1 , 1.84 V, and 4 × 10 4 for the smallest device, in comparison with 18.2 cm 2 V −1 s −1 , 2.84 V, and 1.4 × 10 6 for the largest device with L ch = 5 μm and L ov = 10 μm. It is noted from the output characteristics in Fig. 2(a) that the device was not completely pinched off. This is due to the short-channel effect becoming more pronounced with decreasing channel length, which can be explained by the charge-sharing model and drain-induced barrier lowering [34] , [35] . This effect is inevitable for short-channel thin-film transistors. Nevertheless, the ON/OFF ratio, 4 × 10 4 , is still sufficient for most logic applications, which typically requires an ON/OFF ratio higher than 1000 [36] . In our experiment, the short-channel effect was observed in devices with L ch < 1.2 μm.
As shown in Fig. 3 , the effective mobilities of the shortchannel devices dropped sharply because the total resistance between the source and the drain is dominated by the contact resistance (R C ) rather than the channel resistance (R ch ). This is in contrast to long-channel devices, where R ch is much higher than R C . As a result, in short-channel devices, the effective carrier mobility is determined by both L ch and L ov as shown in Fig. 3 . Based on (1), therefore, the improvement of TFT speed is nontrivial since all three key parameters (μ eff , L ch , and L ov ) are interplayed due to the influence of short-channel effect and contact resistance. When L ov is larger than the transfer length, L T , which describes the distance that 63% carriers flow from the semiconductor into the electrode [37] , the contact resistance remains almost constant. However, when L ov < L T , the contact resistance becomes much larger, because it is determined not only by the overlap resistance region with a higher gate-induced carrier concentration [33] but also by a spreading resistance a-IGZO region which has a much lower intrinsic carrier concentration [32] . The contact resistances can be obtained in the linear region by the parallel-mode capacitancevoltage method [38] , but the drain contact resistance in the saturation region is expected to be much larger than the source contact resistance due to strong depletion. In Fig. 4 , when L ch = 360 nm, the contact resistance is larger than the channel resistance, indicating a strong short-channel effect. When L ch = 5 μm, the channel resistance remains almost the [4] by assuming the intrinsic field-effect mobility of IGZO being 18.2 cm 2 V −1 s −1 .
same but the contact resistance increases with decreasing L ov , which makes the short-channel effect more pronounced for the device with L ov of 150 nm. The smallest contact resistance is found to be 953 , which is a typical Ti/IGZO contact resistance. Under this condition, the effective mobility can be expressed as
where C ox is the dielectric unit capacitance, and F R C is a function of L ov , describing the total contact resistance [26] . Considering the effective mobility as well as the parasitic capacitance caused by the overlap length, the current-gain cutoff frequency is given as [26] 
.
It shows that the cutoff frequency is affected by both parasiticcapacitance-dependent term C ox L ov and contact-resistancedependent term g m0 F R c . Thus, in order to improve the high-frequency performance in short-channel devices, it is necessary to experimentally evaluate the influence of each factor. The small-signal RF characterizations of the TFTs were measured from 0.01 to 1 GHz with an input power of −10 dBm using a vector network analyzer connected to a two-channel source-measure unit through bias tees. Cutoff frequencies, including f T and f max , can be extracted from the current gain, H 21 , maximum stable gain (MSG), maximum available gain (MAG), and unilateral power gain (U), which can all be calculated from S-parameters. The measured current gain H 21 describes the ratio of RF output current I out to RF input current, I in , which is a function of transconductance and operating frequency [39] . The current-gain cutoff frequency, f T , of a transistor is defined as the frequency at which the magnitude of H 21 approaches unity [39] . The maximum frequency of oscillation is defined as the frequency at which the unilateral power gain equals unity. a decreasing L ov , indicating that for short-channel devices, parasitic capacitance caused by L ov significantly influences the frequency response. Thus, in this paper, the TFT with the shortest L ov of 150 nm and L ch of 360 nm is expected to exhibit the highest operation frequency. Fig. 5(b) and (c) shows the small-signal microwave characteristics of the smallest TFT. The current gain H 21 curves, at a slope of −20 dB/decade as expected [40] , showed the cutoff frequencies of 0.72, 0.97, and 1.24 GHz at V DS = V GS = 5, 6, and 7 V, respectively. In Fig. 5(c) , MSG (stable factor K < 1) and MAG (K > 1) are also shown as a function of frequency. The maximum oscillation frequencies extracted from both MAG and U are the same, both at 1.14 GHz, as shown in Fig. 5(b) . The good agreement between f max obtained from MAG and U suggests that the total measured capacitance is dominated by the device capacitance [41] . According to (1) and the measured effective mobilities shown in Fig. 4 , the theoretical f T can be obtained. As shown in Fig. 5(d) , the theoretical values are also in good agreement with the experimental results. The slight differences may arise from the self-heating effect and/or the extra cable and probe resistance from the measurement setups.
To further analyze the relationship between capacitance, channel length, and overlap length, the capacitance is extracted from s-parameter measurement using a vector network analyzer after calibration based on (4)-(6): where is the reflect factor, Z T is the transfer impedance, Z 0 is the characteristic impedance, S is the s-parameter, and C is the total gate capacitance. As shown in Fig. 6 , the parasitic capacitance is found to mainly depend on the overlap length.
IV. CONCLUSION
In summary, we have demonstrated a record speed beyond 1 GHz of a-IGZO TFTs. Despite the use of nonflexible, opaque silicon substrate, our demonstrated device performance could be well transferred to low-cost, flexible substrates such as polyimide. This paper may also have useful implications to the improvement of operation speed of other oxide-and organic-based TFTs. With the rapid development of p-type oxide semiconductors in the recent years, similarly fabricated gigahertz p-type TFTs may be integrated to realize highperformance, fully oxide-based complementary logic gates for a range of electronics applications. 
